As a means of dynamically reconfiguring the synaptic weight of a superconducting optoelectronic loop neuron, a superconducting flux storage loop is inductively coupled to the synaptic current bias of the neuron. A standard flux memory cell is used to achieve a binary synapse, and loops capable of storing many flux quanta are used to enact multi-stable synapses. Circuits are designed to implement supervised learning wherein current pulses add or remove flux from the loop to strengthen or weaken the synaptic weight. Designs are presented for circuits with hundreds of intermediate synaptic weights between minimum and maximum strengths. Circuits for implementing unsupervised learning are modeled using two photons to strengthen and two photons to weaken the synaptic weight via Hebbian and anti-Hebbian learning rules, and techniques are proposed to control the learning rate. Implementation of short-term plasticity, homeostatic plasticity, and metaplasticity in loop neurons is discussed.
As a means of dynamically reconfiguring the synaptic weight of a superconducting optoelectronic loop neuron, a superconducting flux storage loop is inductively coupled to the synaptic current bias of the neuron. A standard flux memory cell is used to achieve a binary synapse, and loops capable of storing many flux quanta are used to enact multi-stable synapses. Circuits are designed to implement supervised learning wherein current pulses add or remove flux from the loop to strengthen or weaken the synaptic weight. Designs are presented for circuits with hundreds of intermediate synaptic weights between minimum and maximum strengths. Circuits for implementing unsupervised learning are modeled using two photons to strengthen and two photons to weaken the synaptic weight via Hebbian and anti-Hebbian learning rules, and techniques are proposed to control the learning rate. Implementation of short-term plasticity, homeostatic plasticity, and metaplasticity in loop neurons is discussed.
I. INTRODUCTION
Information processing systems with differentiated processing, information integration, and distributed memory modeled after biological neural systems are appealing as tools for understanding neural and nonlinear dynamical systems as well as for computation in contexts requiring complex contextualization and dynamic learning. In such neural systems [1, 2] , the synaptic weights between nodes in the network are crucial memory elements that affect dynamics and computation [3] [4] [5] [6] . For some applications, it is important to have a means by which a user can interface with the system to externally control the synaptic weights to implement learning algorithms [7] . In other applications, it is desirable for the synaptic weights to dynamically update based on network activity in an unsupervised manner. It is beneficial for a hardware platform to be capable of both.
It has been proposed [8, 9] that combining the strengths of light for communication and superconducting electronics for efficient computation offers a route to large-scale neural systems. A circuit that transduces single-photon communication signals to integrated supercurrent has been described in Ref. 10 . In that reference, a means to modify the synaptic weight via a bias current (I sy ) was identified. The present work explores circuits that dynamically control I sy .
The circuits implemented to control I sy should meet several criteria: 1) Transition between the minimum and maximum values of I sy should be possible with a specified number of increments to control the learning rate; 2) The circuit should not be able to set I sy outside of this range so that simple update rules or training algorithms do not result in excessively large synaptic weights; 3) It should be possible to cycle the value of I sy from minimum to maximum and back repeatedly without degradation; 4) In addition to a means by which the synaptic weights can be incremented by an external supervisor, there should be a means by which correlated photon signals from the two neurons associated with a synapse can strengthen or weaken the synaptic weight depending on the relative arrival times of the signals from the two neurons; 5) Within this unsupervised mode of operation, synaptic update events should be induced by single-photon signals to fully exploit the energy efficiency of the superconducting optoelectronic hardware; 6) The transition probability between synaptic states should also be dynamically adjustable based on photonic signals to achieve metaplastic behavior. This paper explores circuit designs satisfying all these criteria.
A schematic of the neuron under consideration is shown in Fig. 1(a) . Operation is as follows. Photons from afferent neurons are received by single-photon detectors (SPDs) [11] [12] [13] [14] [15] at a neuron's synapses. Using Josephson junctions (JJs) [16] [17] [18] , these detection events are converted into an integrated supercurrent that is stored in a superconducting loop. The amount of current added to the integration loop during a synaptic photon detection event is determined by the synaptic weight. The synaptic weight is dynamically adjusted by another circuit combining SPDs and JJs. When the integrated current from all the synapses of a given neuron reaches a threshold, an amplification cascade begins, resulting in the production of light from a waveguide-integrated LED. The photons thus produced fan out through a network of passive dielectric waveguides and arrive at the synaptic terminals of other neurons where the process repeats.
The dashed box in Fig. 1 (a) encloses the synaptic weight control circuits that are the focus of this work. These signals add or remove flux from a storage loop, which is inductively coupled to the current bias line, I sy . This loop is referred to as the synaptic storage (SS) loop (Fig. 2) , and the flux stored in this loop functions as the memory for the synapse.
The circuits described in this work modify I sy in either a supervised manner using JJs or unsupervised manner using SPDs in conjunction with JJs. Qualitative explanation of the memory update process in shown in flux-quantum memory cell can be used to switch between the strong and weak synaptic states in 50 ps. This binary design can be extended to a multi-stable synapse that can modify the synaptic weight between the fully potentiated and fully depressed states with hundreds of stable intermediate levels, and implementations with more or less resolution are straightforward to achieve. For unsupervised learning, we consider a circuit that can implement a Hebbian learning rule that potentiates a synaptic connection using one photon from the pre-synaptic neuron and one photon from the post-synaptic neuron. We generalize this circuit to implement full spike-timingdependent plasticity (STDP) wherein a synaptic weight can be either potentiated or depressed based on Hebbian and anti-Hebbian timing correlations. This STDP circuit uses single-photon signals at four ports. Implementations of short-term plasticity, homeostatic plasticity, and metaplasticity are discussed in the Appendices. Combining these synapse designs, it is possible to realize neurons with a distribution of synapses that update at different rates as well as ensembles of neurons wherein different neurons store information about different stimuli learned at different times, thus achieving a network with rapid adaptability and long memory retention times necessary for cognition, as discussed in Ref. 9 .
II. CONCEPTUAL OVERVIEW
The field of neural computing [19, 20] is broad and deep. A rich body of work exists wherein neural concepts are implemented in software using conventional Boolean hardware [21] [22] [23] [24] . Such technologies are usually referred to as neural networks. We make the distinction that neural computing utilizes hardware with neural behavior present in the physics of the devices that implement the required computations rather than implementing the neural computational functions with algorithms in software. Software neural nets and neural hardware are both useful and both have promise to affect the advanced computing landscape in coming years.
We further delineate two main modes of operation of neural computers. In one mode, controlled inputs are presented to the system, and the system provides an output. The output from the system is compared to a desired output, and an error is calculated based on a cost function. This error is then used to update the configuration of the system, often through backpropagation [7] . We refer to this mode of operation as "supervised learning". Most technologies commonly referred to as machine learning or deep learning operate in this mode. The objective of supervised learning is often to train the hardware to perform a specific task [25] .
For larger neural systems performing general cognitive functions, it is advantageous to operate in an unsupervised manner. In supervised learning, there is an external means by which properties affecting network operation can be adjusted (such as by explicitly changing synaptic weights or neuron thresholds). In unsupervised learning, no such external control is available. Unsupervised learning is scalable in that the user is not required to calculate or adjust the network parameters, so systems with many more degrees of freedom can be realized. Yet unsupervised learning requires that internal activity of the network be capable of adjusting the degrees of freedom to form a useful representation of the information it is expected to process. Unsupervised learning usually occurs within spiking dynamical systems. In these dynamical systems, modification of the synaptic weights changes the structure of the network and therefore adapts the dynamical state space [26, 27] based on external stimulus and internal network activity.
In the present work, we are interested in both supervised and unsupervised modes of operation, and we focus on the means by which synaptic weights can be modified either externally or internally to enable training and learning. In unsupervised learning, we are interested in systems that will interact continuously with their environment, be capable of immediately assimilating new information, and also capable of remembering events as long as possible. Such competing memory demands are sometimes referred to as the adaptability-precision tradeoff [28] , and the best-performing synapses in this regard are complex [29] and may have many stable levels [30] . In human subjects, memories have been observed to fade with a power law temporal dependence [31, 32] . It is difficult to do better than power law forgetting with plastic synapses that continually adapt [29] , and simple synapses lose their memory trace most quickly [30] . In the present work, we show synapses with a number of stable states ranging from two to hundreds. These synapses have dynamically variable memory update rates, making the synapses suitable for power law memory retention.
The neurons under consideration have been described in Ref. 10 , and they are referred to as loop neurons. They will be employed in the context of superconducting optoelectronic networks described in Refs. 8 and 9. In such networks, light is used to communicate signals between neurons, and when a single photon is received at a synapse, the signal is converted to a number of flux quanta [16] [17] [18] . We refer to this as a synaptic firing event.
In such a neuron, the role of the synaptic weight is to change how many flux quanta are generated during a synaptic firing event. This determines how much current is added to the neuron's current integration loop [10] , and therefore how close the neuron is to reaching threshold. When one or more synaptic firing events add sufficient current to the neuron's integration loop to reach threshold, the neuron is induced to produce a pulse of light, which is distributed to that neuron's downstream connections. Threshold detection and pulse production are treated in Ref. 33 .
The objective of this paper is to describe the means by which the synaptic weight can be modified to enable dynamically reconfigurable synapses. The photon-to-fluxon transduction that occurs during a synaptic firing event is implemented with an SPD in parallel with a JJ, as described in Ref. 10 . To change the number of fluxons generated during the synaptic firing event, one can simply change the current bias across this JJ, referred to as the synaptic firing junction. The circuits presented here are designed to dynamically modify the current bias to the synaptic firing junction, I sy (see Fig. 2 of Ref. 10) . We refer to the circuits that modify I sy as the synaptic update circuits. In general, there will be a chosen weakest synaptic strength and strongest synaptic strength at each synapse, and in general the weakest synaptic strength will be achieved with I min sy > 0. Thus, it is the goal of the synaptic update circuit to vary I sy over some range I min sy ≤ I sy ≤ I max sy . In certain contexts it is sufficient for I sy to only be able to take two values [20] , while in other learning environments it may be advantageous to be able to achieve many values of I sy between I min sy and I max sy . Discussion of synapses for learning in various contexts is presented in Sec. VI.
One means of modifying the current bias to the synaptic firing junction is depicted in Fig. 2 . For systems with many neurons each with many synapses, we would like to use a single current source to establish the baseline synaptic bias to all synapses (I 1 in Fig. 2 ), keeping in mind that we may need the baseline synaptic bias to be different for different synapses. This can be achieved by using a single current bias, I 1 , and using mutual inductors to couple this current to each synapse. The synaptic firing circuit is thus biased by a superconducting loop, referred to as the synaptic bias (SB) loop, and the objective of the synaptic update circuit is to change the current in the SB loop, also through mutual inductors. The circuits presented throughout this work achieve the various synaptic states by changing the amount of flux trapped in another superconducting loop, referred to as the synaptic storage (SS) loop. This basic concept is shown in Fig. 2 , where the SB loop is coupled to both the main bias, I 1 , and the dynamic synaptic bias based on the flux trapped in the SS loop. All circuits presented in the remainder of this work provide a means to adjust the flux stored in the SS loop.
To implement supervised learning, we would like to control the flux stored in the SS loop using simple control signals, which we take to be square current pulses. In Sec. III we show that such current pulses can be used to modify the flux in the SS loop and therefore I sy to implement binary synapses as well as multistable synapses with many hundreds of levels between I min sy and I max sy . To implement unsupervised learning, it is necessary for neuron-generated signals to be capable of modifying the flux in the SS loop. In Secs. IV and V we show how photonic signals can be used to change the state of flux in the SS loop and therefore implement learning rules based on timing correlations between the two neurons associated with each synapse.
Fluxon memory cell used to achieve binary synapse. The box labeled S is the synapse receiving the bias current (see Fig. 1 ). Circuit parameters are listed in Appendix A.
III. SUPERVISED LEARNING
Several quantities determine the behavior of a synapse. These include the minimum and maximum values of the synaptic weight and the number of increments between the two. For many applications in machine learning, neural networks, and neuroscience, synapses are treated as binary elements that can switch between strong (potentiated) and weak (depressed) states [20, 30, 34] . Memory storage times can be improved if synapses have a large number of stable states between maximally potentiated and depressed states [30] . In Ref. 10 it was shown that, in a superconducting optoelectronic neuron, changing I sy from 1 µA to 3 µA changes the contribution to the neuron's integrated signal by a factor of 15. In this section, we demonstrate that the synaptic current can be changed over this range by adding anywhere from one to hundreds of fluxons to the SS loop, thereby achieving a range of synapses from a simple binary synapse to a multistable synapse with a pseudocontinuum of stable values.
The circuit for enacting a binary synapse is shown in Fig. 2 . This circuit is a standard flux-quantum memory cell [17, 18] coupled to the SB loop via a mutual inductor [35] . The current delivered to the synapse, I sy , is shifted by a static value determined by the bias I 1 and the mutual inductors shown in Fig. 2 . When there are no fluxons in the SS loop, I sy = 1 µA, the minimum value. In this state, the bias currents (I b1 ss and I b2 ss ) are chosen such that a weakening synaptic update signal (I − ) cannot add a fluxon to the loop, so the synaptic weight cannot be further depressed. A strengthening signal can, however, switch J su and add one fluxon to the loop. This transitions the circuit to the potentiated state, wherein I sy = 3 µA. At this point, further potentiating signals cannot add additional flux to the loop. The loop can store only a single fluxon, and it is characterized by β L /2π = LI c /Φ 0 = 1.8 [17, 18] . The junction and circuit parameters are given in Appendix A. All parameters are typical for superconducting electronic circuits and straightforward to realize in hardware. Figure 3 shows WRSpice [36] simulations of the temporal behavior of the circuit as it switches between states. In Fig. 3(a) , the circuit is initially in the depressed state. A pulse of 10 µA drives the circuit to the potentiated state. Repeated current pulses do not switch the state, and after the input pulses cease, the cell holds the value of I sy . Upon the application of a single 10 µA pulse into the weakening port, the circuit switches back to the depressed state, and repeated applications of this signal do not further switch the circuit.
In Fig Diagram of the synaptic update circuit used for supervised learning with multiple stable synaptic values. DCto-SFQ converters (dashed box) add fluxons to the synaptic storage loop to increase or decrease the synaptic bias current applied to the synaptic firing circuit [10] . Values of the circuit parameters are listed in Appendix A.
intriguing possibilities, as discussed in Sec. VI. Figure  3 (c) shows a temporal zoom of a full cycle of the binary synapse occurring within 50 ps.
For deep learning in neural networks, it is often necessary to increment the synaptic weights in small steps. To achieve fine weight update, a superconducting loop capable of storing more than one flux quantum is utilized, as shown in Fig. 4 . Flux quanta can be added one by one using DC-to-SFQ converters [17, 18] . The binary synapse of Figs. 2 and 3 has been modified to include two DC-to-SFQ converters: one for potentiating and one for depressing. When a fluxon is produced by the potentiating DC-to-SFQ converter by the introduction of a current pulse, I
+ , the fluxon is added to the SS loop. When a fluxon is produced by the depressing DC-to-SFQ converter by the introduction of a current pulse, I
− , the fluxon counter propagates in the SS loop. The inductors of the SS loop, L ss and M ss can be chosen over a broad range of values to determine the learning rate and range of synaptic weights achieved.
Controlled increase of synaptic bias current is again demonstrated using WRSpice [36] . The results are shown in Fig. 5 . In this calculation, a periodic square wave drives the DC-to-SFQ converter with 10 µA pulses of 1 ns duration and 2 ns period. Current is added to the SS loop in fluxon increments over many input cycles ( Fig. 5(a) ). In this case, the value of I sy before any flux has been added to the SS loop is 2 µA, chosen to be in the middle of the operational range identified in Ref. 10 . For this calculation, the inductance of the SS loop is 200 nH (β L /2π = LI c /Φ 0 = 3.8 × 10
3 ), leading to the addition of 2.5 nA to I sy with the addition of each fluxon to the loop. This value of inductance (and therefore ∆I sy ) can be chosen over a broad range to set the synaptic update increment and number of synaptic levels. This value was chosen to create a SS loop that can store over 1000 fluxons between the minimum and maximum values of I sy . The effects of the number of stable synaptic levels will be discussed further in Sec. VI.
The inset of Fig. 5(a) shows the behavior of I sy as a function of time as it is potentiated to saturation. A fluxon is added to the loop every two nanoseconds. After approximately 500 fluxons have been added to the loop, the value of I sy saturates just above 3 µA. This saturation behavior is advantageous so that a learning algorithm cannot cause a synaptic weight to grow without bound.
Figure 5(b) shows I sy as a function of time as the potentiating and depressing DC-to-SFQ converters are al-ternately employed, analogous to the two drives of the binary synapse in Fig. 2 . For these calculations, an SS loop with 20 nH inductance was considered to reduce the time required to achieve saturation. Initially, I sy = 2 µA. Fluxons are added to the SS loop for 200 ns, and I sy reaches its maximum value of 3.2 µA. Figure 5(b) shows that while the synaptic strengthening drive (I + ) is on, once the SS loop reaches saturation, the value of I sy cannot be increased. The figure further shows that after the synaptic strengthening drive is turned off, I sy maintains its value (i.e., during the time from 200 ns -250 ns). After 250 ns, fluxons of the opposite sign begin to be added to the SS loop via the synaptic weakening drive (I − ), and I sy can be driven down to the minimum value (800 nA in this case). Cycling these drives results in the periodic behavior seen in Fig. 5(b) . It can be seen that during each strengthening and weakening cycle I sy versus time has two regions with different slopes. This is due to the fact that when the current in the SS loop is outside a certain range, the DC-to-SFQ converter releases two fluxons per drive cycle. This characteristic is likely of little consequence and may be eliminated with improved circuit design, possibly by separating the DC-to-SFQ converter from the SS loop with a JTL.
The circuits of Figs. 2 and 4 have several strengths when used to establish the synaptic weight of a superconducting optoelectronic neuron. The nature of the fluxstorage Josephson circuits enables cycling and modifying the synaptic weights as many times as necessary without material degradation. The maximum and minimum values of I sy can be designed to achieve a broad range of operating conditions. Upon reaching the maximum and minimum values, the device saturates, eliminating the possibility of runaway values of synaptic weight. Synaptic update can be carried out in a specified number of increments based on the choice of inductance of the SS loop. The size of these increments will determine the learning/forgetting rate of the synapse.
While these characteristics of the circuits are conducive to implementing a variety of training algorithms based on back propagation [7] or in conjunction with design through genetic evolution [37, 38] , we would also like to enable systems that learn using only activity within the network. We next consider a Hebbian learning circuit, which strengthens the synaptic weight between two neurons that fire in succession. This will lead to the discussion of a circuit achieving STDP based on the timing correlation between pre-and post-synaptic activity.
IV. HEBBIAN UPDATE
The Hebbian update circuit under consideration is shown in Fig. 6(a) . The operation of this circuit is based on a similar principle to the supervised learning circuits discussed in Sec. III in that the synaptic bias current I sy is adjusted based on the amount of flux stored in the SS loop. In this section we will explore how the DC- to-SFQ converter of Fig. 4 can be replaced by SPDs to enable flux to be added to the SS loop based on temporally correlated photonic activity within the network. In particular, we wish to implement a Hebbian update rule that potentiates a synaptic connection between preand post-synaptic neurons when the pre-synaptic neuron contributes to the firing of the post-synaptic neuron [1] .
In Ref. 10 , circuits transducing photonic signals to supercurrent are discussed.
The Hebbian rule requires a two-photon temporal-correlation circuit, like the temporal-code receiver of Ref. 10 , except the asymmetry of Hebbian update requires an asymmetrical initial bias to the two correlated SNSPDs. Operation of the Hebbian update circuit discussed here can be described qualitatively as follows. When no photons have been detected, the bias I spd is directed through SPD 1 . The resistor r 1 ensures that SPD 2 is unbiased until SPD 1 receives a photon, and therefore photons incident on SPD 2 have no effect on the circuit unless they are incident during a time window following a detection event by SPD 1 . Once a photon has been detected by SPD 1 , I spd is redirected to I 2 and I 3 . The current returns to I 1 with a time constant
spd is predominantly redirected to I 3 , which can be sufficient to switch J su , the synaptic update JJ, perhaps many times depending on the bias currents, I spd and I su , and the difference in arrival times between the two photons, ∆t. More details of circuit design are included in Appendix B.
During circuit operation, we assume that when the pre-synaptic neuron fires a photonic pulse, one or more photons will reach a synaptic firing circuit [10] of the post-synaptic neuron and bring the neuron closer to its threshold [9] . We also assume additional photons have a probability of reaching SPD 1 of the synaptic update circuit shown in Fig. 6(a) to perform the first step in implementing the Hebbian rule. This photon is labeled "1" in Fig. 6(a) . The probability of reaching SPD 1 may be controlled to modify the learning rate. Similarly, it is assumed that during a neuronal firing event, the local neuron will send photons to its downstream connections, but also to its local synapse update circuits to activate learning by striking SPD 2 . This photon is labeled "2" in Fig. 6(a) . This self-feedback is also illustrated in Fig. 1(a) .
The duration of the time window after the detection of the pre-synaptic update photon while the circuit is sensitive to the detection of the post-synaptic update photon is determined by the time constant L 1 /r 1 . In Fig. 6 we analyze the current added to the SS loop as a function of the delay, ∆t, for four values of I su with I spd fixed at 10 µA. We plot the change in current in the SS loop (∆I ss ) as a percentage of the SS loop saturation current (I sat ss ), during Hebbian update events characterized by delay ∆t. This plot also shows the number of fluxons created during each of the events. We see that the amount of synaptic weight modification depends strongly on the temporal delay, dropping to zero after roughly τ 1 . We also see that the effect depends on I su , providing a means by which the memory update rate can be dynamically adjusted during operation via a DC bias current. This dependence on I su provides a means to implement metaplasticity, as will be discussed in Sec. VI. The quantity ∆I ss /I sat ss represents the fraction of the synapse dynamic range that is acquired in a synaptic update event. Although the current in the SS loop (and therefore I sy ) can only change by an integer number of flux quanta, the use of high-kinetic-inductance flux storage loops wherein thousands of flux quanta can be stored makes this effectively an analog circuit. For the SS loop investigated in Fig. 6(a) , β L /2π = 1.9 × 10 4 .
Hebbian learning rules may be based on average firing rates of pre-and post-synaptic neurons or on timing between individual spikes from these neurons [2] . Here we consider the latter. A timing-dependent learning rule often takes the form of exponential decay as a function of the difference in arrival times of pre-and post-synaptic signals. The form shown in Fig. 6(b) is slightly different due to Josephson nonlinearities. This modified temporal dependence is likely of little consequence as it maintains the principal function of timing-dependent plasticity, which is to modify the synaptic weight based on temporal correlation within a specified time window surrounding a neuronal firing event.
While the quantity ∆I ss represents the change in synaptic weight due to one Hebbian update event, the area under the curves in Fig. 6 (b) will be related to the learning rate when averaged over many events, because the delay between the two photons, ∆t, will vary across events. In Fig. 6(b) , the integral of the curve with I su = 35 µA is 3.6% of the integral of the curve with I su = 38 µA. For I su = 36 µA, the value is 18%, and for I su = 37 µA, the value is 48%. This indicates we can dynamically change the learning rate across a broad range by adjusting I su . A metaplasticity circuit accomplishing this is discussed in Appendix F.
To further illustrate the performance of this device and provide intuition regarding operation, Fig. 7 shows details of the operation during Hebbian update events for cases with ∆t = 0 ns ( Fig. 7(a) and (b)) and with ∆t = 25 ns (Fig. 7(c) and (d) ). In these calculations, the SPDs were modeled in WRSpice as transient resistances of 5 kΩ lasting for 200 ps introduced at a specified moment of photon detection. While it is helpful to demonstrate a Hebbian update mechanism using two photons coupled to a simple JJ circuit, learning rules that can both strengthen and weaken the synaptic connection are required for neural computing.
V. SPIKE-TIMING-DEPENDENT PLASTICITY
The STDP we seek to implement performs the Hebbian potentiating operation described in Sec. IV, but also enforces an anti-Hebbian depressing rule wherein a neuronal firing event at the post-synaptic neuron followed closely by a neuronal firing event at a pre-synaptic neuron depresses the synaptic weight between the two neurons. A circuit capable of producing this STDP is depicted in Fig. 8(a) . Much as strengthening and weakening were accomplished in Sec. III by adding a mirror image of the strengthening circuit to the SS loop, here we duplicate the Hebbian circuit of Sec. IV to achieve STDP. The similarity of the SPD circuit of Fig. 8(a) and the JJ circuit of Fig. 5(a) is apparent.
The symmetry between the strengthening and weak- ening receiver circuits in the STDP circuit of Fig. 8(a) is broken based on whether the SPD that is biased in the steady state receives photons from the pre-synaptic or post-synaptic neuron. In the synaptic-weakening receiver circuit, a post-synaptic photon detected by SPD 3 followed by a photon from a pre-synaptic neuron detected by SPD 4 introduces counter-circulating flux to the SS loop. The time constants and biases of the strengthening and weakening receivers can be adjusted independently. The WRSpice calculation shown in Fig. 8(b) and (c) illustrates the circuit in operation. Two synaptic strengthening events and two synaptic weakening events occur. The currents associated with synaptic strengthening and weakening, I
+ and I − are shown in Fig. 8(b) . The synaptic bias current delivered to the synaptic firing junction [10] is shown in Fig. 8(c) . A synaptic strengthening event occurs with ∆t = 20 ns, followed by a weakening event with ∆t = 10 ns and another with ∆t = 25 ns. A final strengthening event occurs with ∆t = 5 ns. The synaptic bias current, I sy , is observed to respond as expected based on the Hebbian analysis in Sec. IV. In this calculation, L ss = 20 nH, and we mention again that the amount of current added to I ss and therefore I sy during a synaptic update event can be linearly scaled with L ss in hardware and with I spd dynamically. Below a certain value of I spd photon detection will not occur, and memory update will cease. The memory update rate of the STDP synapse can be controlled by adjusting the frequency of photon absorption events. This consideration and others related to implementation of these circuits are discussed in Sec. VI.
The circuit of Fig. 8(a) induces STDP based on photon detection events from the pre-and post-synaptic neurons. It may also be possible to achieve STDP entirely in the electronic domain through the electrical signals produced during synaptic firing events and neuronal firing events. One means to use fluxon signals while setting correlation time constants with L/r (as shown in Fig. 8 ) is to use fluxons to switch the gate of an nTron [39] . In Ref. 33 we show this operation in the context of a neuronal thresholding element. For STDP, the SPDs could be replaced with nTrons. Fluxons generated by J sf during synaptic firing events would represent pre-synaptic activity and would switch the gates of nTrons replacing the left SPDs in Fig. 8(a) . Fluxons generated by the thresholding junction, J th [33] , would switch the gates of nTrons replacing the right SPDs in Fig. 8(a) . Hebbian and anti-Hebbian rules would be implemented based on temporal correlation between pre-and post-synaptic activity, and no photons would need to be expended for the operation. Yet the complexity of Josephson circuitry at each synapse would increase.
While crucial to learning and the interplay between the structure and function of neural systems, STDP is only one of many synaptic plasticity mechanisms. Despite their significance, discussion of short-term plasticity, homeostatic plasticity, and metaplasticity are relegated to Appendices D, E, and F. Discussion of how the parameters of the circuits presented here map to learning rate and enable quick adaption alongside long-term memory retention is presented in Appendix G.
VI. DISCUSSION
This work has explored synaptic update circuits capable of delivering a variable synaptic bias current to the synaptic firing circuits presented in Ref. 10 . We have investigated manipulation of the synaptic weight through external input of square wave pulses, as would be desirable for supervised learning, as well as manipulation of synaptic weight via photon detection events, as would be desirable for unsupervised learning. As an extension of supervised learning, it is interesting to consider using JJ circuits for fast control of synaptic weights. Using Josephson driver circuits [40] [41] [42] , synaptic weights could be precisely dynamically controlled. In Sec. III we showed simulations of cycling between weak and strong synaptic weights with no perceptible hysteresis at 10 GHz. Firing rates of superconducting optoelectronic neurons are likely to be limited to below 1 GHz due to SPD recovery time and emitter lifetime. Operation with network cycles having oscillation frequencies up to 20 MHz is likely. The potential to vary synaptic weight at much higher frequencies (10 GHz) introduces the possibility that synaptic connections could be weighted in the frequency domain. The same synaptic weight between two neurons could be strong in some Fourier components and weak in others.
For unsupervised learning, we considered circuits combining single-photon detectors and Josephson junctions to implement unsupervised synaptic update rules based on photons received from correlated neuronal firing events. For full spike-timing-dependent plasticity, the synaptic update circuits described here provide ports for four photons: one strengthening photon from both the pre-synaptic and post-synaptic neuron, and one weakening photon from both the pre-synaptic and post-synaptic neuron. For a single synaptic strengthening or weakening event, two of these photons must be present. When optically implementing a synaptic update rule based on timing correlation, it is difficult to achieve a circuit requiring fewer than two photons.
Other forms of photonic synapses have recently been developed and offer utility in multiple neural contexts [43] [44] [45] [46] [47] . One can leverage phase shifts in microrings [44, 45] or Mach-Zehnder interferometers (MZIs) [46] to adjust synaptic weight. Thermal tuning is often employed to implement the phase shifts. Thermal tuning requires more power than is suitable for this hardware platform. Phase shifters may be also be large if MZIs are used, and phase shifters may require exotic materials, which limit scaling if electro-optic effects are leveraged. If different synaptic channels are addressed with different frequencies of light, the out-degree of a node in the network is limited by the multiplexed channel spacing. Approaches using MZIs for weighting and routing have the disadvantage that STDP cannot be implemented because modifying a single phase shifter in the network affects many synaptic weights. One approach to synaptic weighting in the photonic domain utilizes a variable optical attenuator at each synaptic connection. Phasechange materials have been employed as such variable attenuators [47] , and the absorption of phase change materials can be affected with pulses of light, thus introducing a Hebbian-type synaptic weight update process. While such an approach may be useful for certain types of neural circuits, update of these synapses requires too many photons to be useful for the energy-efficient neural computing scheme developed here (billions of photons per update operation for phase change versus single photons for superconducting optoelectronics). It is also not clear how anti-Hebbian synaptic update can be introduced to enable full spike-timing-dependent plasticity. It remains to be seen if other synaptic operations such as short-term plasticity, homeostatic plasticity, and metaplasticity can be achieved with phase-change materials. Synaptic weights that attenuate a signal in the optical domain require more light from neuronal firing events, and many photons are simply absorbed at weak synapses. By contrast, using photons for communication but weighting in the superconducting domain, as presented here, uses fluxons to change the synaptic weight, and they can be generated with orders of magnitude less energy than photons. While all of these approaches to synaptic weighting may be useful in different contexts, we have developed the synapses presented in this work based on simultaneous considerations of power, complexity, scalability, speed, and size in the context of the superconducting optoelectronic hardware platform [8, 9] .
An important weakness of the synapses presented here is they lose all memory when superconductivity is broken. The neuromorphic system must remain below T c to preserve what has been learned. This class of Frosty the Snowman memory may be augmented by devices that can be heated, such as magnetic Josephson junctions [48] [49] [50] . It would be appealing if the state of memory in the plastic synapses described here could be transferred to long-term magnetic memory, perhaps during a sleep phase.
Another potential challenge for this type of memory in loop neurons is flux trapping. The synaptic integration loops discussed in Ref. 10 are likely to include resistors to give a leak rate. Trapped flux in those loops will be less problematic. The synaptic storage loops that set the synaptic weights are intended to store flux for a long time to maintain memory, so they will not include resistors. In this case, trapped flux will produce variations in the initial synaptic weights across an ensemble. For binary synapses, this will result in some synapses being initialized with strong synaptic weight, and some with weak. For SS loops with high inductance, stray flux will induce a small current, so the perturbation may be small relative to the dynamic range of the synapse. For large ensembles of synapses, the statistical variation may be tolerable or even advantageous. If flux proves problematic, techniques used to shield superconducting qubits can be employed [51] .
In Ref. 9 we argue that a dynamical system capable of differentiated processing and information integration across spatial and temporal scales underlies cognition. In Ref. 10 we introduced the relaxation oscillators and dendritic processing loops capable of implementing the temporal synchronization operations necessary for integrating information in time. Network synchronization and synaptic plasticity are mutually constructive phenomena in that synaptic strengthening through spike timing is more likely to occur when the firing of two neurons is correlated, and the strengthened synapses, in turn, make the correlated neurons more likely to synchronize. Networks with small-world structure [52, 53] and dynamics characterized by self-organized criticality are crucial to achieving information integration. Hebbian learning rules and STDP have also been shown to convert random networks into small-world networks and to give rise to self-organized criticality [5, 54] . Creation of hardware capable of supporting complex networks and synaptic learning mechanisms will provide a powerful tool for the investigation of the relation between critical network dynamics and cognitive function. In the present work we have shown the complex synaptic behavior necessary for rapid adaptation, long-term memory retention, and synaptic update based on network activity. Networks of neurons connected by these synapses will be capable of integrating information learned at many times in many contexts in a single dynamical state.
This work has focused on changing synaptic weights in superconducting optoelectronic neurons. This is a contribution of NIST, an agency of the US government, not subject to copyright. In this work, all Josephson junctions have I c = 40 µA. In contrast to the circuits of Ref. 10 where JJs with I c = 10 µA were used, these JJs do not switch with every synaptic firing event, and consequently, using lower I c for power minimization is less important. Using I c = 40 µA leads to circuits with wider operating margins and ease of fabrication. We argue in Refs. 33 and 55 that using JJs with I c = 40 µA for the circuits of Ref. 10 would also be satisfactory. The JJs in this work [10] have been simulated with β c = 0.95, corresponding to slightly overdamped junctions [17, 18] .
Appendix B: Considerations for Hebbian circuit design
To achieve the desired Hebbian operation with the circuit of Fig. 6(a) , several considerations are pertinent. When SPD 1 detects a photon, it needs to direct current predominantly to I 2 , and not to I 3 . When SPD 2 detects a photon, it needs to direct current predominantly to I 3 , and not to I 1 . These considerations inform us that we should choose L 2 L 3 and L 3 L 1 . We choose L 2 = 12.5 nH for this study. Such a small SPD may have reduced detection efficiency, but the inefficiency is tolerable for this purpose, because synaptic update will occur only rarely to optimize memory retention [20, 30] . We then choose L 3 = 125 nH, and L 1 = 1.25 µH. The choices for r 1 and r 2 are made to achieve the desired temporal behavior. The L/r time constants must be long enough to ensure the SPDs do not latch. Beyond this, they can be chosen to achieve the desired learning performance. We choose τ 1 = 50 ns and τ 2 = 5 ns to facilitate WRSpice analysis, but longer time constants may be necessary in practice.
The circuit parameters relevant to lows. Inductor values are L 1 = 1.25 µH, L 2 = 12.5 nH, L 3 = 125 nH. I spd = 7 µA -10 µA. The bias to the synaptic update junction is I b su = 38 µA, and the bias to the synaptic storage junction is the same. The resistors r 1 and r 2 can be chosen to achieve the desired correlation time window.
Appendix C: Synaptic update circuit supplying synaptic firing circuit
The circuit configuration combining the synaptic update circuit of this work with the synaptic firing circuit of Ref. 10 is shown in Fig. 9 . Bias current I 1 can be used to supply many synapses. A buffer stage (J b1 and J b2 ) isolates the SI loop from flux generated during synaptic firing events. Initial simulations of this configuration show that the buffer can employ junctions with J b1 having 10 µA I c (same as J sf of Ref. 10) , and J b2 with 40 µA I c used throughout this work.
Appendix D: Short-term plasticity Short term plasticity varies the post-synaptic response to a pre-synaptic pulse train [3] on a time scale close to the inter-spike interval [1] . Short term plasticity acts as a filter, and the response can be low-pass, high-pass, or band-pass depending on a number of factors. These various filtering operations can be achieved in loop neurons with the addition of typical SPD/JJ loop circuits that change their state in response to pre-synaptic activity, either from photons from the pre-synaptic neuron or fluxons generated during the synaptic firing event. A circuit that may be utilized to perform the filtering operations of short-term plasticity using additional JJs and the fluxons produced during a synaptic firing event is shown in Fig. 10 . This circuit expands upon the synaptic receiver circuit of Ref. 10 . Two additional JJs have been added in series to the junction in the Josephson transmission line, J jtl . These JJs are coupled to independent loops that are inductively coupled to the synaptic bias loop. In the absence of synaptic activity, the bias is set by I sy , just as before. However, during a synaptic firing event, the two additional junctions also switch. Therefore, flux is coupled to the synaptic integrating loop, as before, but flux is also added to two new loops, the short-term facilitating loop (SF), and the short-term depressing loop (SD). The SF loop will add current to I sy , effectively strengthening the synaptic weight, and the SD loop will reduce the current to I sy , effectively weakening the synaptic weight. Therefore, the sign of the mutual inductance of the two loops is opposite, and their magnitude may differ. The time constants of the SF and SD loops can be set independently, and they will likely be slightly longer than the inter-spike interval of pulse trains in the system (≈ 1 µs). A given synapse may employ one or both loops as required for information processing, and a given neuron is likely to benefit from an ensemble of synapses with diverse short-term filtering responses.
Short-term facilitation may operate such that the first pre-synaptic pulse evokes no post-synaptic response, and only after several pulses has the synaptic weight been facilitated to the point of communicating subsequent pulses. The circuit of Fig. 10 would need to be modified to achieve this behavior, as facilitation and depression both depend on the switching of the junctions, which requires successful pre-synaptic transmission. Such shortterm facilitating behavior can be accomplished by introducing an additional SPD explicitly for short-term plasticity. This SPD would receive photons from the presynaptic neuron, just as the SPD in the receiver circuit shown in Fig. 10 , but the additional SPD would add no flux to the SI loop upon firing, and would instead only adjust the flux in the SF and SD loops. static plasticity is a response to a sliding temporal average of the post-synaptic neuron [57, 58] . Metaplasticity refers more generally to mechanisms that adjust not the synaptic efficacy, but the rate of change (or probability of change) of synaptic efficacy. Here we discuss a loop circuit that achieves a metaplastic response [28, 29, 59 ] based on both pre-synaptic and post-synaptic activity using similar SPD/JJ circuits to those developed for the STDP circuit of Sec. V. The circuit under consideration is shown in Fig. 12 . The concept here is similar to many other operations in loop neurons. The fractional change in synaptic efficacy (α, see Sec. VI) incurred during an STDP update event in the STDP circuit of Sec. V depends on the magnitude of the current through the junctions in parallel with the SPDs. The function of the metaplastic circuit of Fig. 12 is to modify these bias currents based on correlated pre-synaptic and post-synaptic activity. To achieve this operation, the same circuit block that is employed to adjust I sy during a plasticity (efficacy update) event is also employed to adjust the JJ bias during a metaplasticity (learning rate update) event. With this circuit, the amount the synaptic efficacy is adjusted during an STDP update event depends on the flux trapped in the metaplasticity (MP) loops. The learning rate depends on both the efficacy update frequency as well as the magnitude of each update (see Sec. VI). Thus, by changing the magnitude of the updates, the metaplastic circuits modify the learning rate.
Considering the metaplastic circuits in the context of the synapse as a whole [10] , the state of the synapse is associated with the flux in the synaptic integrating loop. The rate of change of the state of the synapse is associated with the flux in the synaptic storage loop. The rate of change of the rate of change of the state of the synapse is associated with the flux in the metaplasticity loops. By cascading additional loops, one can continue the hierarchy of synaptic loops that record the state of the synapse and its derivatives. We suspect the three levels of hierarchy presented here will suffice for many applications.
At this point, a basic algorithm for loop neuron design has emerged. For each synaptic function, add an SPD, a JJ, and a loop. Inductively couple the loop bias currents as functionally appropriate. Choose time constants carefully. Repeat until there is no more space. As the number of plasticity operations, and therefore SPDs, JJs, and loops, grows large, it may be possible to reduce the component count by using the same SPDs, JJs, and loops for multiple operations.
The circuits for various forms of synaptic plasticity presented in these Appendices are motivated qualitatively, and superior designs are undoubtedly possible. The circuit implementations for STDP, short-term plasticity, homeostatic plasticity, and metaplasticity are intended to convey the potential for diverse synaptic functionality achievable with superconducting optoelectronic circuits in the context of loop neurons. Because synaptic operations use few photons and fluxons, they are energy efficient. Scaling in complexity will likely be limited by fabrication challenges and device real estate.
Appendix G: Learning rate and memory retention
To discuss synaptic update, it is helpful to define several parameters. We follow the conventions of Refs. [29] and [30] . We refer to the normalized synaptic weight as w, where w = 0 corresponds to the minimum synaptic weight (in general not corresponding to a synaptic efficacy of zero), and w = 1 corresponds to the maximum synaptic weight. The spacing between synaptic levels is denoted by α. The total number of stable synaptic states between w = 0 and w = 1 is 1/α. Reference 29 defines a candidate plasticity event as "the occurrence of a pattern of activity that could potentially lead to synaptic modification." These event occur at a rate r. The probability that one of these events is a candidate for strengthening (Hebbian) is f + , and the probability that it is a candidate for weakening (anti-Hebbian) is f − . The symbol q denotes the "size of the potentiation and depression modifications" when synaptic update occurs [30] . Synaptic strengthening occurs at a rate qf + r, and weakening occurs at a rate qf − r. The synaptic efficacy update rates as a fraction of the full synaptic efficacy range are given by αqf + r and αqf − r. The initial signal-to-noise ratio of a memory upon storage is denoted by S 0 /N 0 , and is proportional to the number of synapses which have been modified by the memory.
In the context of the circuits described here, w is related to the synaptic bias current, I sy , which determines the synaptic efficacy. The synaptic efficacy is manifest physically as the current added to the NI loop during a synaptic firing event [10] . In this work we have been treating I sy = 1 µA as the w = 0 state of the synapse, and I sy = 3 µA as the w = 1 state of the synapse. For the binary synapse of Figs. 2 and 3, 1/α = 1. For the multi-stable synapse of Figs. 4 and 5, 1/α was shown to be nearly 1000. α is determined by the synaptic storage loop inductance, and can take a wide range of values. The rate r at which candidate Hebbian and antiHebbian events occur depends on the firing rates of the network, and this parameter is normalized out of analyses of memory retention times. The probabilities f + and f − also depend on network activity and in general cannot be relied upon to be precisely balanced [30] . In the circuits described here, f + and f − can be engineered by changing the number of photons that are directed to the STDP receiver SPDs during each neuronal firing event. This number of photons can be much less than one so that a single photon is rarely directed for plasticity and synaptic update is infrequent. For example, we may operate in a mode wherein a pre-synaptic neuron sends one photon to each downstream synaptic firing port, one photon to each downstream synaptic update strengthening port, and one photon to each downstream synaptic update weakening port during each neuronal firing event. The rate at which the post-synaptic neuron sends pho-tons to its own synaptic update ports then controls f + and f − . This hardware-defined means of setting f + and f − can vary across a synaptic population. This approach to slow stochastic learning has the benefit of requiring few photons per neuronal firing event. A neuronal firing event would need to produce 3k out photons, where k out is the number of synaptic connections directed away from the firing neuron.
The size of synaptic modifications, q, is determined in the STDP circuit by the values of I spd1 , I spd2 , I + su , and I − su . As shown in Fig. 6 , changing I su changes the amount of current added to the SS loop during a synaptic update event, and therefore changes the current bias, I sy , which sets the synaptic weight during a synaptic firing event.
Investigation of the limits of memory retention in the presence of ongoing plasticity [30] reveals that memory lifetimes can be improved linearly with the number of stable synaptic states, 1/α. The expense is a decreased signal-to-noise ratio of stored memories, S 0 /N 0 . Reference 30 further discovered that synapses in which q is a function of w ("soft bounds") performed well for extending memory storage times while maintaining high S 0 /N 0 . The circuits discussed in the present work can implement such soft bounds by inductively coupling I su to I ss so that I su approaches some minimum value as the synaptic storage loop approaches saturation.
In addition to plasticity and multi-stable synapses, power law memory retention is likely to make use of internal synaptic states [29] that do not alter the efficacy of the synapse, but do affect the probability that a future Hebbian event will update the synaptic weight as well as affect the magnitude of that update, should it occur. This corresponds to states of the synapse with different values of q, but the same value of I ss . Circuit modifications that adapt learning rate in response to internal and external activity are referred to as metaplastic [59] . Using synapses with complex internal states allows for rapid incorporation of new information while maintaining stable, long-term memories [28-30, 34, 59] . A route to achieve metaplasticity in the circuits presented here is to vary I su , the current that determines the amount of synaptic shift during an update event. Thus, in the circuits presented here, we have q(I su ). By changing I su in time, plasticity can be present in an ensemble during a certain period of training, and then subsequently turned off, allowing those memories not to be corrupted by subsequent activity. I su can by dynamically varied externally to implement supervised metaplasticity, or I su can be modified by activity within the network using similar receiver circuits to those presented for STDP (see Appendix F). Activity dependent modification not only of I sy , but also I + su1 and I − su (see Fig. 8 ) is likely to provide mechanisms to adjust synaptic update rates to ensure the dynamic range of the synapses is matched to cortical activity [56, 57] (see Appendix E).
Reference 29 elucidates that a network of heterogeneous synapses with a varying number of stable states does not outperform a network of binary synapses with multiple internal states, but a network of heterogeneous synapses with different numbers of stable states as well as multiple q states was not investigated. This combination is likely to achieve the best of both worlds. The optoelectronic synapses of the present work have the opportunity to achieve spike-timing-dependent plasticity with a large number of stable levels as well as a large number of q states affecting adaptation rate. If the goal is to achieve a learning system that can rapidly incorporate new information while retaining memories for a long time, neural systems must incorporate synapses that vary by different amounts and over different time scales. On a given neuron, or across an ensemble of neurons, a set of synapses may be heterogeneous in multiple capacities. The synapses may have a distribution in terms of number of stable states (1/α), and they may have a distribution in learning rate, manifest in q(I su ). Synapses that are updated infrequently and in small increments will store old wisdom. Binary synapses that switch readily bring fresh eyes. Neurons comprising primarily fresh eyes synapses bring fresh eyes to a network, and neurons comprising primarily synapses that were trained long ago and rarely change bring old wisdom. The ability to integrate information from a network of synapses with different learning rates trained at different times is advantageous for networks with optimal, power law forgetting rates. An ensemble of synapses is also likely to benefit from a diversity of short-term and homeostatic plasticity mechanisms, as discussed in Appendices D and E.
